

Amendments To the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1 Claim 1. (original) A modem system for receiving and transmitting signals
2 comprising:
3 a frequency domain equalizer (FEQ) block being responsive to a
4 frequency channel response for processing the same to generate one or
5 more initial FEQ coefficients (FEQ1), said modem system being
6 responsive to an input signal for processing the same to generate said
7 frequency channel response, said input signal being generated from a
8 transmitted signal, said FEQ block using said FEQ1 to generate an
9 equalized Signal, said modem system demodulating said equalized Signal
10 to generate a demodulated Signal symbol; and
11 a transmitter responsive to said demodulated Signal symbol for processing
12 the same to generate a remodulated Signal symbol, said modem system for
13 using said remodulated Signal symbol to generate one or more FEQ
14 coefficients (FEQ2), said FEQ coefficients for enhancing the accuracy of
15 said FEQ block in equalizing said frequency channel response,
16 wherein said FEQ coefficients improve the performance of said modem
17 system by mitigating the effects of multi-path channel arising in
18 transmission of said transmitted signal.

1 Claim 2. (original) A modem system as recited in claim 1 further including a
2 convolutional decoder, said modem system for using said equalized channel
3 response to generate an encoded equalizer output, said convolutional decoder
4 being responsive to said encoded equalizer output for decoding the same to
5 generate a decoded transmitted signal.

1 Claim 3. (original) A modem system as recited in claim 2 including an orthogonal
2 frequency division multiplexing (OFDM) receiver, said OFDM receiver for
3 including said FEQ block and said convolutional decoder, said convolutional
4 decoder being a Viterbi decoder, said transmitter being an OFDM transmitter,
5 said input signal for including OFDM-modulated packets.

1 Claim 4. (original) A modem system as recited in claim3 further including a fast
2 Fourier transformation (FFT) block responsive to an in-coming signal for
3 converting the same from time domain to frequency domain to generate said
4 frequency channel response.

1 Claim 5. (original) A modem system as recited in claim 4 further including a
2 timing loop and a carrier loop, said input signal for including timing and
3 frequency information used for initializing said timing loop and said carrier loop,
4 said timing loop and said carrier loop for correcting the timing and frequency
5 offsets in said in-coming signal.

1 Claim 6. (original) A modem system as recited in claim 3 wherein said frequency
2 channel response includes a Signal symbol, said FEQ block processing said
3 Signal symbol using said initial FEQ coefficients to generate said equalized
4 Signal.

1 Claim 7. (original) A modem system as recited in claim 3 wherein said FEQ block
2 for using said FEQ coefficients for equalizing said frequency channel response to
3 generate an equalized channel response.

1 Claim 8. (original) A modem system as recited in claim 3 further including a
2 demapper responsive to said equalized channel response for processing the same
3 to generate one or more metric weights.

1 Claim 9. (original) A modem system as recited in claim 8 further including a
2 weighting block for generating one or more weighted metrics, each of said
3 weighted metrics being generated by dividing said metric weight by the
4 magnitude of said FEQ coefficient, said frequency channel response for including
5 one or more subcarriers, each of said subcarriers being assigned one or more of
6 said weighted metrics, said subcarriers including faded subcarriers, said weighted
7 metrics assigned to said faded subcarriers being substantially small.

1 Claim 10. (original) A multi-carrier modem receiver system as recited in claim 9
2 further including a de-interleaving block responsive to said weighted metrics for
3 processing the same to generate a de-interleaved output, said de-interleaving

4 block for parsing data bits from said subcarriers and positioning said data bits in
5 correct order.

1 Claim 11. (original) A modem system as recited in claim 10 further including a
2 de-puncturing block responsive to said de-interleaved output for processing the
3 same to generate said encoded equalizer output, said de-puncturing block for
4 inserting removed data bits to re-establish a pattern in said encoded equalizer
5 output.

1 Claim 12. (original) A modem system as recited in claim 10 for demodulating
2 said equalized Signal by using said demapper, said de-interleaving block and said
3 convolutional decoder, said modem system for demodulating said equalized
4 Signal to generate said demodulated Signal symbol.

1 Claim 13. (original) A modem system as recited in claim 12 wherein said
2 demodulated Signal symbol includes a parity bit, said FEQ block for allowing
3 correct reception of said parity bit to cause remodulation of said demodulated
4 Signal symbol, said FEQ block for allowing incorrect reception of said parity bit
5 to halt further reception of said input signal.

1 Claim 14. (original) A modem system as recited in claim 12 wherein said
2 transmitter being responsive to said demodulated Signal symbol, said transmitter
3 for including a convolutional encoder, an interleaver and a mapper for

4 remodulating said demodulated Signal symbol to generate said remodulated
5 Signal symbol ($\sigma_{\text{remod/demod}}$).

1 Claim 15. (original) A modem system as recited in claim 4 wherein said in-
2 coming signal includes 2 sequences T_1 and T_2 , said FFT block for processing said
3 T_1 and T_2 to generate $\text{FFT}(T_1+T_2)$, said FEQ block for using a symbol $L_{26:26}$ to
4 compute said initial FEQ coefficients according to:
5 $\text{FEQ1} = (2 \times L_{26:26})/\text{FFT}(T_1+T_2)$.

1 Claim 16. (original) A modem system as recited in claim 15 wherein said FFT
2 block being responsive to a Signal for processing the same to generate a $\text{Signal}_{\text{RX}}$,
3 said FEQ block for computing said FEQ coefficients (FEQ2) according to:
4 $\text{FEQ2} = (52 \text{ series of } 1\text{'s} \times 3)/(\text{FFT}(T_1+T_2) + \sigma_{\text{demod/remod}} \times \text{Signal}_{\text{RX}})$.

1 Claim 17. (original) A modem system as recited in claim 3 wherein said FEQ
2 block includes said transmitter.

1 Claim 18. (original) A method for receiving and transmitting signals comprising:
2 receiving a frequency channel response for processing the same to
3 generate one or more initial frequency domain equalizer coefficients
4 (FEQ1);
5 receiving input signal for processing the same to generate the frequency
6 channel response;

7 using the FEQ1 to generate an equalized Signal;
8 demodulating the equalized Signal to generate a demodulated Signal
9 symbol;
10 processing the demodulated Signal symbol to generate a remodulated
11 Signal symbol;
12 using the remodulated Signal symbol to generate one or more FEQ
13 coefficients (FEQ2) for enhancing the accuracy of frequency channel
14 response equalization.

1 Claim 19. (original) A modem system for receiving and transmitting signals
2 comprising:
3 means for receiving a frequency channel response for processing the same to
4 generate one or more initial frequency domain equalizer coefficients (FEQ1);
5 means for receiving input signal for processing the same to generate the
6 frequency channel response;
7 means for using the FEQ1 to generate an equalized Signal;
8 means for demodulating the equalized Signal to generate a demodulated Signal
9 symbol;
10 means for processing the demodulated Signal symbol to generate a
11 remodulated Signal symbol;
12 means for using the remodulated Signal symbol to generate one or more FEQ
13 coefficients (FEQ2) for enhancing the accuracy of frequency channel response
14 equalization.

1 Claim 20. (original) A computer readable medium having stored therein computer
2 readable program code comprising instructions for performing the following steps:
3 receiving a frequency channel response for processing the same to generate
4 one or more initial frequency domain equalizer coefficients (FEQ1);
5 receiving input signal for processing the same to generate the frequency
6 channel response;
7 using the FEQ1 to generate an equalized Signal;
8 demodulating the equalized Signal to generate a demodulated Signal symbol;

9 processing the demodulated Signal symbol to generate a remodulated Signal
10 symbol;
11 using the remodulated Signal symbol to generate one or more FEQ coefficients
12 (FEQ2) for enhancing the accuracy of frequency channel response
13 equalization.